

	<b>Course name:</b> EE225 Logic Design Laboratory		<b>Department:</b> Electrical and Electronics Engineering				Semester
	Methods of Education						Credit (ECTS)
	Lecture	Study Time	Lab	Homework	Project	Exam (incl. Prep.)	Total
0	0	28	0	15	20	63	2
Language	English						
Compulsory/Elective	Compulsory						
Prerequisites	None						
Course Contents	Fundamental concepts of Digital Design are mentioned during the semester. Especially, adder, subtracter, multiplexer, encoder and decoder, counter, Flip-Flop design using FPGA using Xilinx ISE platform on BASYS 2.						
Course Objective	<ol style="list-style-type: none"> <li>To provide fundamental concepts used in the analysis and design of digital circuits and systems</li> <li>To provide experience to analyze and design of combinational logic circuits</li> <li>To provide experience to experimentally validate combinational logic circuits</li> <li>To provide experience to analyze and design of synchronous sequential circuits</li> <li>To provide experimentally validate synchronous sequential logic circuits</li> <li>To develop skills to work on a project about combinational and/ or synchronous sequential logic circuits</li> <li>To develop skills to prepare effective project report</li> </ol>						
Learning Outcomes and Competences	<b>Students who pass the course will be able to:</b> <ul style="list-style-type: none"> <li>Perform conversions between number systems, make addition and subtraction in unsigned and complement number systems.</li> <li>Analyze and design combinational circuits using tools such as Boolean algebra, Karnaugh map, and etc.</li> <li>Analyze and design arithmetic circuits using half adders, subtractors and full adders, subtractors.</li> <li>Analyze and design synchronous sequential circuits constructed with flip-flops, shift registers and counters.</li> <li>Describe combinational circuits using Verilog hardware description language in structural and behavioral forms.</li> <li>Simulate the Verilog code describing combinational logic using simulation software.</li> <li>Prepare well written reports.</li> </ul>						
Textbook and /or References	<ol style="list-style-type: none"> <li>M. Morris Mano, <a href="#">Michael D. Ciletti</a> "Digital Design: With an Introduction to the Verilog HDL ", Prentice Hall International, 5th Edition, 2012.</li> <li>John F. Wakerly, "Digital Design, Principles and Practices", Pearson International Edition, 4<sup>th</sup> Edition, 2007.</li> </ol>						
Assessment Criteria					If any, mark as (X)	Percentage (%)	
	Midterm Exams				X	20	
	Quizzes				X	12	
	Homework				X	3	
	Projects				X	10	
	Term Paper						
	Laboratory work				X	15	
	Other						
Final Exam				X	40		
Instructors	Assoc. Prof. Enver ÇAVUŞ						

<b>Weekly Schedule</b>	
<b>Week</b>	<b>Subject</b>
1	Introduction to the Lab.
2	Setup of Xilinx ISE 14.7
3	Implementation of Gate Level Logic Modules
4	Writing Testbench
5	Modular Implementation of Complex Logic Circuits
6	Generating .ucf file for sending the code to the FPGA card
7	Modular Implementation
8	Minimization of Complex Logic Circuits
<b>9</b>	<b>Midterm Exam</b>
10	Clocked Design in Verilog
11	Seven Segment in Verilog
12	Accumulators
13	Arithmetic Logic Unit (ALU) modeling
14	Modeling A Sequence Controller
15	Central Processing Unit (CPU) Modeling